U

Hello all, I am Umakant Parate. After completion o...

Hello all, I am Umakant Parate. After completion of B.E. in ECE, I was searching for VLSI training institutes. With lot of research, I found MAVEN SILICON.
Once I joined, I was hesitating to communicate with new people. But gradually the fear reduced. Along with this, I have learned Design language Verilog, Verification language System Verilog, and Methodology: UVM.
During the course I got many interview opportunities like Aricent, Enoah- Isolution, Wafer-space, Altran and many more.
Now, I am placed at Guidsoft as Verification Engineer.
I would like to thank Maven Silicon for all the support.

Comments:

No comments